Appl. No.: 09/468,746 Amdt. dated: January 27, 2004 Reply to Office Action of October 27, 2003

## REMARKS/ARGUMENTS

## Claim Status and Amendment to the Claims

Claims 1-27 are now pending.

The Examiner is thanked for his kind allowance of claims 1-18.

Claim 19 has been amended to further particularly point out and distinctly claim subject matter regarded as the invention.

New claims 20-27 have been added by this amendment and also particularly point out and distinctly claim subject matter regarded as the invention.

The amendment also contains minor changes to claim 10 of a clerical nature.

No "new matter" has been added by the amendment.

## The 35 U.S.C. §102 Rejection

Claim 19 stands rejected under 35 U.S.C. §102(b) as being allegedly anticipated by Chen et al. (U.S. Pat. No. 5,398,249). This rejection is respectfully traversed.

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference."

Verdegaal Bros. v. Union Oil Co. of California, 814 F.2d 628, 631, 2 USPQ 2d 1051,

1053 (Fed. Cir. 1987). "The identical invention must be shown in as complete detail as is contained in the ... claim." Richardson v. Suzuki Motor Co., 869 F.2d 1226, 1236, 9

USPQ2d 1913, 1920 (Fed. Cir. 1989). See also, M.P.E.P. §2131.

Appl. No.: 09/468,746

Amdt. dated: January 27, 2004

Reply to Office Action of October 27, 2003

Docket No. LSI-99-299 (032593-000038)

Claim 19 defines a method for framing data in a receive deserializer circuit. The claimed method includes (a) receiving serial data, (b) generating a local clock based on said serial data, (c) deserializing said serial data into a parallel data word, (d) comparing a portion of said parallel data word with a preset data reference pattern, (e) adjusting said local clock to an adjusted local clock, said adjusting including shifting one bit period if the portion does not match the present data reference pattern, and (f) timing subsequent

data to said adjusted local clock, as recited in claim 19 as amended.

Chen allegedly discloses multiframe synchronization between a network termination unit (NT) 11 and a plurality of terminal equipments (TEs) 21. Chen uses a specific D-pattern in a frame as the synchronization matching pattern, and "generates a pattern matching signal PM to adjust the timing of the clock mechanisms" (column 8, line 48 to column 9, line 10 thereof). However, Chen does not describe any further details or specifics of "adjusting the timing of the clock mechanisms," or how the pattern matching signal PM adjusts the alleged clock signal MBP. Thus, Chen fails to disclose or teach adjusting the local clock to an adjusted local clock which includes "shifting one bit period if the portion does not match the present data reference pattern," as recited in claim 19.

Accordingly, it is respectfully requested that the rejection of claim 19 based on Chen be withdrawn. In view of the foregoing, it is respectfully asserted that the claims are now in condition for allowance.

11

SV #151686 v1

Appl. No.: 09/468,746

Amdt. dated: January 27, 2004

Reply to Office Action of October 27, 2003

Docket No. LSI-99-299 (032593-000038)

## Request for Allowance

It is believed that this Amendment places the above-identified patent application into condition for allowance. Early favorable consideration of this Amendment is earnestly solicited.

If, in the opinion of the Examiner, an interview would expedite the prosecution of this application, the Examiner is invited to call the undersigned attorney at the number indicated below.

Dated: January <u>27</u>, 2004

THÊLEN REID & PRIEST, LLP

Respectfully submitted,

David B. Ritchie Reg. No. 31,562

Thelen Reid & Priest LLP P.O. Box 640640 San Jose, CA 95164-0640 Tel. (408) 292-5800 Fax. (408) 287-8040